UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

23413

7590

06/29/2009

CANTOR COLBURN, LLP 20 Church Street 22nd Floor Hartford, CT 06103 EXAMINER

ROSSOSHEK, YELENA

ART UNIT PAPER NUMBER

2825

DATE MAILED: 06/29/2009

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/589.595	08/15/2006	Hvun-Ju Park	SUN-0166	2680

TITLE OF INVENTION: CHIP DESIGN VERIFICATION APPARATUS AND DATA COMMUNICATION METHOD FOR THE SAME

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$755	\$300	\$0	\$1055	09/29/2009

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450

Alexandria, Virginia 22313-1450 (571)-273-2885 or <u>Fax</u>

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for

maintenance fee notifications. Note: A certificate of mailing can only be used for domestic mailings of the CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission. 23413 7590 06/29/2009 Certificate of Mailing or Transmission CANTOR COLBURN, LLP I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below. 20 Church Street 22nd Floor Hartford, CT 06103 (Depositor's name (Signature (Date APPLICATION NO. FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. FILING DATE 10/589.595 08/15/2006 Hyun-Ju Park 2680 TITLE OF INVENTION: CHIP DESIGN VERIFICATION APPARATUS AND DATA COMMUNICATION METHOD FOR THE SAME APPLN. TYPE SMALL ENTITY ISSUE FEE DUE PUBLICATION FEE DUE PREV. PAID ISSUE FEE TOTAL FEE(S) DUE DATE DUE nonprovisional YES \$755 \$300 \$0 \$1055 09/29/2009 **EXAMINER** ART UNIT CLASS-SUBCLASS ROSSOSHEK, YELENA 2825 716-005000 1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). 2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys ☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. or agents OR, alternatively, (2) the name of a single firm (having as a member a ☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required. registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) 4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above) 4a. The following fee(s) are submitted: lssue Fee A check is enclosed. Publication Fee (No small entity discount permitted) Payment by credit card. Form PTO-2038 is attached. The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number ______ (enclose an extra copy of this fo Advance Order - # of Copies _ (enclose an extra copy of this form). 5. Change in Entity Status (from status indicated above) a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. ■ b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2). NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office. Authorized Signature Date Typed or printed name Registration No. This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/589,595	08/15/2006	Hyun-Ju Park	SUN-0166	2680
23413 75	90 06/29/2009		EXAM	INER
CANTOR COLBURN, LLP		ROSSOSHEK, YELENA		
20 Church Street			ART UNIT	PAPER NUMBER
22nd Floor Hartford, CT 0610	3		2825 DATE MAILED: 06/29/200	9

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 199 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 199 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

	Application No.	Applicant(s)	
	10/589,595	PARK, HYUN-JU	
Notice of Allowability	Examiner	Art Unit	
	Helen Rossoshek	2825	
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIP of the Office or upon petition by the applicant. See 37 CFR 1.313 1. This communication is responsive to Amendment filed 06/0. The allowed claim(s) is/are 1-26 and 28-39. Renimbered (3)	(OR REMAINS) CLOSED in or other appropriate communication is seen and MPEP 1308.	n this application. If not included unication will be mailed in due course.	
3. Acknowledgment is made of a claim for foreign priority una) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. 4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give	been received. been received in Application cuments have been receive of this communication to file IENT of this application.	on No d in this national stage application from a reply complying with the requirement AMINER'S AMENDMENT or NOTICE O	nts
 5. CORRECTED DRAWINGS (as "replacement sheets") must (a) including changes required by the Notice of Draftspers 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner's Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the deposit of the deposit	on's Patent Drawing Review S Amendment / Comment on 84(c)) should be written on the header according to 37 CF sit of BIOLOGICAL MAT	in the Office action of the drawings in the front (not the back) of R 1.121(d). ERIAL must be submitted. Note the	·
Attachment(s) 1. ☐ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☐ Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. ☐ Interview S Paper No 7. ☐ Examiner's —	formal Patent Application ummary (PTO-413), 'Mail Date Amendment/Comment Statement of Reasons for Allowance	

DETAILED ACTION

1. This office action is in response to the Application 10/589,595 filed 08/15/2006 and amendment filed 06/05/2009.

2. Claims 1-26, 28-39 remain pending in the Application. Claim 27 has been cancelled.

Allowable Subject Matter

- 3. Claims 1-26, 28-39 are allowed.
- 4. The following is an examiner's statement of reasons for allowance:

Applicants are disclosing a method and an apparatus for chip design verification including data communication is performed only when changes of the software IP or the target occur, that is, only when the event occurs, so that data transfer speed and efficiency are enhanced; moreover the interface means may generate multi clocks for independently operating the target to be directly applied, so that the delay caused by the multi clocks supplied from the computing system may be remarkably reduced, therefore a faster chip design verification speed may be assisted.

While these elements are individually disclosed in the prior art, the prior art of record does not meet the conditions as suggested in MPEP section 2132, namely:

"The identical invention must be shown in as complete detail as is contained in the ... claim." Richardson v. Suzuki Motor Co., 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989). The elements must be arranged as required by the claim, but this is not an **ipsissimis verbis** test, i.e., identity of terminology is not required. **In re Bond**, 910 F.2d 831, 15 USPQ2d 1566 (Fed. Cir. 1990)."

Page 3

In particular, the prior art of record does not disclose the specific arrangement of elements including a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Schubert et al. (US Patent 7,240,303) discloses techniques and systems for analysis, diagnosis and debugging fabricated hardware designs (abstract) including an electronic system may be able to execute a software program and in such case the HDL-based hardware debugger can communicate with a software tool which can debug the software program; the HDL-based hardware debugger may also communicate with hardware devices (col. 67, II37-42), but lacks a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block

which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively. Park et al. (US Patent 7,185,295) discloses a chip design verifying and chip testing apparatus including the interface means having a data applying means for applying the I/O file and/or test vector outputted from the storing means and a data storing means for storing data outputted from the chip (abstract), additionally when a portion including a cause of an error exists in the field programmable gate array that is a hardware model, a block including the cause of an error is corrected to produce the bit stream for the field programmable gate array, so that the field programmable gate array is reprogrammed; also, when a portion including a cause of an error exists in the ROM code that is a software model, the assembly code of the portion is corrected to update the ROM code (col. 18, II.53-60), but lacks a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively. Bade et al. (US Patent Application Publication 20020059054) discloses an integrated

design environment (IDE) for forming virtual embedded systems including forming finite state machine models of hardware components that are coupled to simulators of processor cores; a software debugger interface, which permits a software application to be loaded and executed on the virtual embedded system (abstract), including interface, which provides a display and control of a different aspect of the system, which is particularly beneficial in developing low-level software routine or when integrating hardware and software partitions (¶ [0104]), but lacks a software side operation step of transmitting output data generated by the operation of the software block to the interface means, determining whether the output data of the hardware block which comprises a system clock count value of the chip design verification program when the output value of the software block is changed received via the interface means is valid by executing the chip design verification program, and only the valid output data of the hardware block to the software among with all limitations, as now recited in the independent claims 1, 11 and 26 respectively.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen Rossoshek whose telephone number is (571)272-1905. The examiner can normally be reached on 7:30-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/589,595 Page 6

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HR 06/18/2009 /Helen Rossoshek/ Primary Examiner, Art Unit 2825